

Docket No.: A0312.70461US00







FIG. 2






	Inst	PC(7:0)	finst Length	· Offsets	Next PC	Loop Top	Loop Bottom	Loop	Loop Buffer	Comment
400	Lsetup	00110100	32-bit	2/16	00111000	00111000	01010100	Pending	Loopsetup	Loopsetup
401~	11	00111000	16-bit	•	00111010	Match	•	.20	write 11	
405~	12	00111010	16-bit	•	00111100	•	•	20	write 12	
403~	13	00111100	16-bit	•	00111110		•	20	write 13	
484~	14 .	00111110	16-bit	•	01000000		•	20	write 1,4	
405~	15	01000000	16-bit		01000010	•		20	write 15	
406~	91	01000010	· 32-bit	'	01000100	•		20	write 16	
407~	21	01001000	32-bit		01001100		1	20	write 17	
408~	-18	01001100	64-bit	•	01010100	•	•	20	write 18	
49~	61	01010100	16-bit	•	01010110	•	Match	20	write 19 read	set Vtop
410~	11	00111000	16-bit	•	00111010	Match	•	19	read 12	Fetch 19
411~	12	00111010	16-bit	•	00111100	•	•	19	read 13	



F1G.6

Express Mail Label No.: EV292559876US00

Date of Deposit: November 6, 2003 Docket No.: A0312.70461US00



Express Mail Label No.: EV292559876US00

Date of Deposit: November 6, 2003 Docket No.: A0312.70461US00

£ 102	•
//o ~ LTO(0)LBO(0)LCO(0)	>ArchPtr
//2 ~ LT0(1 LB0(1) LC0(1) > CurP	tr
//0 ~ LTO(0 LBO(0) LCO(0) //2 ~ LTO(1 LBO(1) LCO(1) > CurP //4 ~ LTO(2 LBO(2) LCO(2)	

F16. 8B

F14.8C

FIG. 8D

				ļ	1	ļ	١		1	
				,		0,0	0,0	0,0	0,0	<u>.</u>
(1)87/(1)						PC+2,PC+2	PC+2,PC+2	PC+2,PC+2	PC+2,PC+2	
TLC/LC(0)	2,2	1,2	1,2	0,2	0,2	0,2	0,2	0,2	0,2	2,2
MAG337811251778112527811253781100378811110011800111111111111111111	PC+2, PC+6	Loop0 PC+2, PC+6	PC+2, PC+6	PC+2, PC+6	PC+2, PC+6					
UCA		_					Loop0	11	12	
S3 **						Loop0	11	12	1	
[S2:3]					Loop0	1	12	=	12	-
SA				Loop0	7	12	=	12	Loop1	
AC3			Loop0	=	12	Ξ	12	Loop1	4	
ACOR		Loop0	Ξ	12	=	12	Loop1	14	15	
AC18	0000	=	12	7	12	Loop1	4	15	Loop	
DFC	7	12	Ξ	12	Loop1	4	15	Loop2	9	
Office/(et/clbs - 7;	701~1	702 € 2	709 ~ 3	704~ 4	705~ 51	10€ ~ 6	7-707	8 ~ 707.	Interrupt 70% ~	710~10